Overview of logical bases and microcircuits in the construction of a combination device taking into account reliability

F. Makarenko; A. S. Yagodkin; Konstantin V. Zolnikov; O. Denisova; Aleksandr V. Poluektov

doi:10.12737/2219-0767-2022-15-1-115-124

UDC 621.3 UDC 004

2 more Collapse

OVERVIEW OF LOGICAL BASES AND MICROCIRCUITS IN THE CONSTRUCTION OF A COMBINATION DEVICE TAKING INTO ACCOUNT RELIABILITY Overview of logical bases and microcircuits in the construction of a combination device taking into account reliability

АА Аа

Published in Modeling of systems and processes · Volume 15, Issue 1 · Pages 115–124 · Rubric: Fiziko-matematicheskie nauki

DOI: https://doi.org/10.12737/2219-0767-2022-15-1-115-124

Received: 15.01.2022 Accepted: 01.03.2022 Published: 08.04.2022

Authors

F. Makarenko

A. S. Yagodkin

Konstantin V. Zolnikov

O. Denisova

et al.

Aleksandr V. Poluektov

F. Makarenko

Voronezh State University of Forestry and Technologies named after G.F. Morozov Voronezh

A. S. Yagodkin

Voronezh State University of Forestry and Technologies named after G.F. Morozov Voronezh

Konstantin V. Zolnikov

Voronezh State University of Forestry and Technologies named after G.F. Morozov Russian Federation

O. Denisova

Voronezh State University of Forestry and Technologies named after G.F. Morozov Voronezh

Aleksandr V. Poluektov

Voronezh State University of Forestry and Technologies named after G.F. Morozov Voronezh

ABSTRACT

The fundamental laws of the positive algebra of logic are considered, including the rules relating to the elements of equivalence and non-equivalence. Logic gates used in practice are presented. The whole set of standard schemes is implemented, in particular, the frontal version, minimized, in the "OR–NOT" basis, in the "AND–NOT" basis based on the initial logical dependence: ¬(¬(A¬B) × ¬(¬CD) + ¬(¬AB) × ¬(C¬D)) + ¬(¬(AB) × ¬(CD) + ¬(¬A¬B) × ¬(¬C¬D)) . A combination device based on K176LE5 chips has been designed. It is noted that the implementation of this function requires at least 3 chips in the Pier basis, which is not optimal in terms of reliability and weight and size indicators. The transition from the minimized variant to the basis of "Non-Equivalence" + "Conjunction", as well as the basis of "Equivalence" + "Pierce function" is carried out. The results of the search for existing chips that implement the functions "Exclusive OR", "AND", "Exclusive OR–NOT" and "OR-NOT" are presented. 4 groups of chips were found, such as: chips based on logic with emitter coupling (ECL), based on transistor-transistor logic (TTL), based on a series of CMOS chips: with a supply voltage of 5-15 V, and also with a supply voltage of 3-5 V. The corresponding descriptions of each of the MC10H1xx chips (group 1 series); K155xx, xx74xx (group 2 series); K561xx, CD40xxxx (group 3 series); SN74LVCxxx (group 4 series) are presented. Implementation options for these groups of chips in both bases are presented. The cost analysis of the applied microcircuits is made. The calculation of the final cost of products is presented. The conclusion is made about the expediency of using one or another group of microcircuits, depending on the initial requirements set.

KEYWORDS

Combination device, Equivalence, Exclusive-or, MC10H1xx, K155xx, xx74xx, K561xx, CD40xxxx, SN74LVCxxx

1. Presnuhin, L.N. Raschet elementov cifrovyh ustroystv / L.N. Presnuhin, N.V. Vorob'ev, A.A. Shishkevich. - M. : Vysshaya shkola, 1991. - 526 s.

2. Solomatin, N.M. Logicheskie elementy EVM / N.M. Solomatin. - M. : Vysshaya shkola, 1990. - 160 s.

3. Metody kontrolya nadezhnosti pri razrabotke mikroshem / K.V. Zol'nikov, S.A. Evdokimova, T.V. Skvorcova, A.E. Gridnev // Modelirovanie sistem i processov. - 2020. - T. 13, № 1. - S. 39-45. - DOI:https://doi.org/10.12737/2219-0767-2020-13-1-39-45.

4. Reconfigurable Boolean logic in memristive crossbar: the principle and implementation / S.Y. Hu, Y. Li, L. Cheng [et al.] // IEEE Electron Device Letters. - 2018. - № 12. - Pp. 1-1. - DOI:https://doi.org/10.1109/LED.2018.2886364

5. Boolean and sequential logic in a one-memristor-one-resistor (1M1R) structure for in-memory computing / Y. Zhou, Y. Li, N. Duan // Advanced Electronic Materials. - 2018. - Vol. 4. - DOI:https://doi.org/10.1002/aelm.201800229.

6. Efficient implementation of boolean and full-adder functions with 1T1R RRAMs for beyond von neumann in-memory computing / Z.-R. Wang, Y. Li, Y.-T. Su [et al.] // IEEE Transactions on Electron Devices. - 2018. - PP. 1-8. - DOI:https://doi.org/10.1109/TED.2018.2866048.

7. Easily cascaded memristor-CMOS hybrid circuit for high-efficiency boolean logic implementation / Z. Dong, D. Qi, Y. He [et al.] // International Journal of Bifurcation and Chaos. - 2018. - Vol. 28. - P. 1850149. - DOI:https://doi.org/10.1142/S0218127418501493.

8. Zmeev, A.A. Ocenki vzaimosvyazi mezhdu znachimost'yu komand dlya realizacii NSD k gipervizoru cherez virtual'nuyu mashinu na osnove metodov nechetkoy logiki / A.A. Zmeev // Modelirovanie sistem i processov. - 2020. - T. 13, № 2. - S. 33-39. - DOI:https://doi.org/10.12737/2219-0767-2020-13-2-33-39.

9. Yur'ev N.Yu. Analiz eksperimenta po sozdaniyu tokoprovodyaschih dorozhek pechatnyh plat / N.Yu. Yur'ev, V.V. Lavlinskiy, N.S. Bokareva // Modelirovanie sistem i processov. - 2020. - T. 13, № 2. - S. 77-84. - DOI:https://doi.org/10.12737/2219-0767-2020-13-2-77-84.

10. Carlet, C. Boolean functions for cryptography and error correcting codes / C. Carlet // Boolean models and methods in mathematics, computer science and engineering. - 2010. - Vol. 2. - 257 p.

11. Carlet, C. A larger class of cryptographic Boolean functions via a study of the Maiorana-McFarland construction / C. Carlet // Annual International Cryptology Conference. - 2002. - 549 p.

12. Osobennosti proektirovaniya bazovyh elementov mikroshem kosmicheskogo naznacheniya / V.K. Zol'nikov, T.V. Skvorcova, I.I. Strukov [i dr.] // Modelirovanie sistem i processov. - 2020. - T. 13, № 3. - S. 66-70. - DOI:https://doi.org/10.12737/2219-0767-2020-13-3-66-70.

13. Zol'nikov V.K. Modelirovanie rabotosposobnosti mikroshem na razlichnyh ierarhicheskih urovnyah opisaniya v SAPR / V.K. Zol'nikov, A.L. Savchenko, A.Yu. Kulay // Modelirovanie sistem i processov. - 2019. - T. 12, № 1. - S. 30-39. - DOI:https://doi.org/10.12737/article_5d639c80dafac1.08243981.

14. Cryptographic Boolean functions: one output, many design criteria / S. Picek, D. Jakobovic, J.F. Miller [et al.] // Applied Soft Computing. - 2016. - Vol. 40. - P. 635. - DOI:https://doi.org/10.1016/j.asoc.2015.10.066.

15. Analiz kachestva proektirovaniya blokov OZU v sostave mikroprocessornyh sistem s obespecheniem minimal'noy sboeustoychivosti / V.K. Zol'nikov, Yu.A. Chevychelov, V.V. Lavlinskiy [i dr.] // Modelirovanie sistem i processov. - 2019. - T. 12, № 4. - S. 47-55. - DOI:https://doi.org/10.12737/2219-0767-2020-13-3-66-70.

16. Grechanyy S.V. Metody obespecheniya stoykosti k TZCh dlya upravlyayuschey logiki i staticheskoy pamyati mikroprocessora pri proektirovanii / S.V. Grechanyy, K.A. Chubur // Modelirovanie sistem i processov. - 2019. - T. 12, № 4. - S. 17-24. - DOI:https://doi.org/10.12737/2219-0767-2020-12-4-17-24.

17. Postroenie intellektual'nyh sistem upravleniya informacionnymi processami v usloviyah neopredelennosti / Yu.Yu. Gromov, V.E. Didrih, I.V. Didrih, A.Yu. Grechushkina // Modelirovanie sistem i processov. - 2018. - T. 11, № 1. - S. 10-14. - DOI:https://doi.org/10.12737/article_5b574c7c299958.66418026.

18. Analiz proektirovaniya blokov RISC-processora s uchetom sboeustoychivosti / V.K. Zol'nikov, A.S. Yagodkin, V.I. Anciferova [i dr.] // Modelirovanie sistem i processov. - 2019. - T. 12, № 4. - S. 56-65. - DOI:https://doi.org/10.12737/2219-0767-2020-12-4-56-65.

19. Zhang, W.G. Improving the lower bound on the maximum nonlinearity of 1-resilient Boolean functions and designing functions satisfying all cryptographic criteria / W.G. Zhang, P. Enes // Information Sciences. - 2017. - Vol. 376. - C. 21. - DOI:https://doi.org/10.1016/j.ins.2016.10.001.

20. Sozdanie bazisa dlya mikroshem sbora i obrabotki dannyh / V.A. Sklyar, A.V. Achkasov, K.V. Zol'nikov [i dr.] // Modelirovanie sistem i processov. - 2018. - T. 11, № 2. - S. 66-71. - DOI:https://doi.org/10.12737/article_5b57795062f199.54387613.

21. Sozdanie shemotehnicheskogo i konstruktivno-tehnologicheskogo bazisa mikroshem special'nogo naznacheniya / V.K. Zol'nikov, V.P. Kryukov, A.Yu. Kulay [i dr.] // Modelirovanie sistem i processov. - 2017. - T. 10, № 1. - S. 27-29. - DOI:https://doi.org/10.12737/article_5926f7b182b2f7.65479593.

22. Tang, D. Highly nonlinear Boolean functions with optimal algebraic immunity and good behavior against fast algebraic attacks / D. Tang, C. Carlet, X.H. Tang // IEEE Transactions on Information Theory. - 2013. - Vol. 59. - Pp. 653-664. - DOI:https://doi.org/10.1109/TIT.2012.2217476.

23. Shemotehnicheskiy bazis i proverka mikroshem na rabotosposobnost' / V.K. Zol'nikov, S.A. Evdokimova, A.V. Fomichev [i dr.] // Modelirovanie sistem i processov. - 2018. - T. 11, № 4. - S. 25-30. - DOI:https://doi.org/10.12737/article_5c79642c158bc0.44957273.

24. Usloviya ekspluatacii novogo pokoleniya mikroshem special'nogo naznacheniya / V.K. Zol'nikov, V.P. Kryukov, A.Yu. Kulay [i dr.] // Modelirovanie sistem i processov. - 2017. - T. 10, № 1. - S. 23-26. - DOI:https://doi.org/10.12737/article_5926f7b17e1be3.07188434.

25. Shagurin, I.I. Tranzistorno-tranzistornye logicheskie shemy / I.I. Shagurin. - M.: 1974. - 158 s.

26. Yudina, N.Yu. Analiz faktorov, okazyvayuschih vliyanie na nadezhnost' strukturnyh elementov slozhnyh vychislitel'nyh sistem / N.Yu. Yudina, A.N. Kovalev // Modelirovanie sistem i processov. - 2017. - T. 10, № 3. - S. 86-93. - DOI:https://doi.org/10.12737/article_5a2928416cdb36.94937249.

27. Proektirovanie interfeysov sboeustoychivyh mikroshem / V.K. Zol'nikov, N.V. Mozgovoy, S.V. Grechanyy [i dr.] // Modelirovanie sistem i processov. - 2020. - T. 13, № 1. - S. 17-24. - DOI:https://doi.org/10.12737/2219-0767-2020-13-1-17-24.

JATS XML

Editor-in-Chief, editorial board chair

GOST

Makarenko F. V., Yagodkin A. S., Zolnikov K. V., Denisova O. A., Poluektov A. V. Overview of logical bases and microcircuits in the construction of a combination device taking into account reliability // Modeling of systems and processes. 2022. no. 1. pp. 115-124. DOI: https://doi.org/10.12737/2219-0767-2022-15-1-115-124. (Date of access 28.10.2026).

MLA

F. Makarenko, Yagodkin A. S., Zolnikov K. V., Denisova O. A., Poluektov A. V.. "Overview of logical bases and microcircuits in the construction of a combination device taking into account reliability." Modeling of systems and processes 15.1 (2022): 115-124. DOI: https://doi.org/10.12737/2219-0767-2022-15-1-115-124.

APA

Makarenko F. V., Yagodkin A. S., Zolnikov K. V., Denisova O. A., Poluektov A. V. (2022). Overview of logical bases and microcircuits in the construction of a combination device taking into account reliability. Modeling of systems and processes, 15(1), 115-124. https://doi.org/10.12737/2219-0767-2022-15-1-115-124

Chicago

F. Makarenko, Yagodkin A. S., Zolnikov K. V., Denisova O. A., Poluektov A. V.. "Overview of logical bases and microcircuits in the construction of a combination device taking into account reliability." Modeling of systems and processes 15, no. 1 (2022): 115-124. https://doi.org/10.12737/2219-0767-2022-15-1-115-124.

WIKI

{{cite journal | author = Makarenko F. V., Yagodkin A. S., Zolnikov K. V., Denisova O. A., Poluektov A. V. | title = Overview of logical bases and microcircuits in the construction of a combination device taking into account reliability | journal = Modeling of systems and processes | year = 2022 | volume = 15 | issue = 1 | pages = 115-124 | doi = 10.12737/2219-0767-2022-15-1-115-124 }}

Copy

Export: BibTeX EndNote RefMan RusMARC

OVERVIEW OF LOGICAL BASES AND MICROCIRCUITS IN THE CONSTRUCTION OF A COMBINATION DEVICE TAKING INTO ACCOUNT RELIABILITY Overview of logical bases and microcircuits in the construction of a combination device taking into account reliability

Confirmation