Russian Federation
UDK 004.08 Носители вводимых и выводимых данных. Запоминающие среды
Rassmotreny: elektricheskaya shema proekta v Virtuoso Schematic Editor, menyu Launch→ADE L, glavnoe okno Analog Design Environment. Zadan tip analiza i opcii modelirovaniya. Rassmotreno vremennoe modelirovanie dlya vybrannoy testovoy shemy. Vybran punkt menyu Analyses→Choos. Zadan tip analiza. Pokazana tochnost' modelirovaniya i vse neobhodimye opcii. V proekte ispol'zuyutsya peremennye, zadayuschiesya s pomosch'yu punkta menyu Variables→Edit…. Vybran punkt menyu Outputs→To Be Plotted→Select On Schematic. Ukazany na sheme nuzhnye cepi. Proimzveden tran-analiz, kak modelirovanie vo vremennoy oblasti (analiz perehodnyh processov). Osuschestvleno modelirovanie elektricheskoy shemy vo vremennoy oblasti. Polucheny vyhodnye harakteristiki kak funkcii vremeni v ukazannom diapazone. Rasschitany perehodnye processy, protekayuschie v sheme. Proizveden DC-analiz – raschet shemy v staticheskom rezhime (po postoyannomu toku). Vse induktivnosti v netliste zameneny na korotkoe zamykanie, a emkosti – na razryv cepi. Proizveden analiz staticheskogo rezhima (DC-analiz). Vypolnen raschet rabochih tochek aktivnyh elementov. Opredeleny uzly potencialov shemy, potreblyaemaya moschnost', peredatochnyh harakteristik i parametry pomehozaschischennosti i logicheskih urovney. Sdelan analiz rabochey tochki na postoyannom toke (DC operation point). Opredeleny harakteristiki diodov i tranzistorov v rabochey tochke. Vypolnen AC-analiz –(malosignal'nyy analiz) v chastotnoy oblasti. Proizvedeno modelirovanie elektricheskoy shemy v chastotnoy oblasti predpolagaet vychislenie vyhodnyh harakteristik kak funkciy chastoty. Dlya shemy proekta sozdano predstavlenie “config”. V okne CIW ili Library Manager vybran punkt menyu File→New→Cellview. V forme ukazany imena biblioteki, yacheyki i predstavleny v «config», a v pole “Application” vybrano “Hierarchy – Editor
Library Manager, Hierarchy, DC operation, Cell view, Variables, Plotted, Analog, Design, Environment, Modeling, Electrical circuits
1. Zol'nikov, V.K. Verifikaciya proektov i sozdanie testovyh posledovatel'nostey dlya proektirovaniya mikroshem / V.K. Zol'nikov, S.A. Evdokimova, T.V. Skvorcova // Modelirovanie sistem i processov. – 2019. – T. 12, № 1. – S. 10-16.
2. Metody kontrolya nadezhnosti pri razrabotke mikroshem / K.V. Zol'nikov, S.A. Evdokimova, T.V. Skvorcova, A.E. Gridnev // Modelirovanie sistem i processov. – 2020. – T. 13, № 1. – S. 39-45.
3. Utkin, D.M. Ocenka nadezhnosti programmno-tehnicheskih kompleksov special'nogo naznacheniya / D.M. Utkin, V.K. Zol'nikov // Modelirovanie sistem i processov. – 2018. – T. 11, № 2. – S.78-84.
4. Zol'nikov, V.K. Metody verifikacii slozhno funkcional'nyh blokov v SAPR dlya mikroshem gluboko submikronnyh proektnyh norm / V.K. Zol'nikov, S.A. Evdokimova, T.V. Skvorcova // Modelirovanie sistem i processov. – 2019. – T. 12, № 1. – S. 16-24.
5. Zol'nikov, V.K. Obzor programm dlya SAPR submikronnyh SBIS i uchet elektrofizicheskih effektov gluboko submikronnogo urovnya / V.K. Zol'nikov, A.L. Savchenko, A.Yu. Kulay // Modelirovanie sistem i processov. – 2019. – T. 12, № 1. – S. 40-47.
6. Chubur K.A., Strukov I.I., Evdokimova S.A., Belokurov V.P., Platonov A.D., Cherkasov O.N., Zol'nikov K.V. Razrabotka matematicheskih modeley fizicheskih processov v raznorodnoy mnogosloynoy strukture pri radiacionnom vozdeystvii// Modelirovanie sistem i processov. – 2022. – T. 15, № 1. – S. 125-133.
7. Lebedev M.S., Smolov S.A. Generaciya funkcional'nyh testov dlya HDL-opisaniy na osnove proverki modeley. Trudy Instituta sistemnogo programmirovaniya RAN. 2016; 28(4):41-56. https://doi.org/10.15514/ISPRAS-2016-28(4)-3
8. Smolov S.A. Obzor metodov izvlecheniya modeley iz HDL-opisaniy. Trudy Instituta sistemnogo programmirovaniya RAN. 2015; 27(1):97-124. https://doi.org/10.15514/ISPRAS-2015-27(1)-6
9. Strogonov A. V. i dr. Arhitektura PLIS tipa PPVM s odnourovnevoy strukturoy mezhsoedineniy //Vestnik Voronezhskogo gosudarstvennogo tehnicheskogo universiteta. – 2011. – T. 7. – №. 3. – S. 13-16.
10. Chupilko M.M., Drozdova E.A. Dinamicheskaya verifikaciya kontrollerov shin sistem-na-kristalle. Trudy Instituta sistemnogo programmirovaniya RAN. 2018;30(4):129-138. https://doi.org/10.15514/ISPRAS-2018-30(4)-8
11. Zolotorevich L.A. Modelirovanie neispravnostey SBIS na povedencheskom urovne na yazyke VHDL. Informatika. 2005;(3(7)):135-145.
12. Bibilo P.N. Opisanie parallel'nyh i sekvencial'nyh avtomatov na yazyke VHDL. Informatika. 2005;(1(5)):68-75.
13. Zolotorevich L.A. Modelirovanie neispravnostey v strukturah SBIS na yazyke VHDL. Informatika. 2005;(1(5)):89-94.
14. Ivanyuk A.A. Modelirovanie funkcional'nyh neispravnostey cifrovyh ustroystv sredstvami yazyka VHDL. Informatika. 2007;(1(13)):30-39.
15. Bibilo P.N., Solov'ev A.L. Funkcional'nye vhdl-modeli elementov FPGA semeystva Spartan 3 dlya konvertacii proektov cifrovyh sistem v zakaznye SBIS. Informatika. 2012;(2(34)):69-78.
16. Zolotorevich L.A. Postroenie testov i verifikaciya potokovyh modeley cifrovyh ustroystv na yazyke VHDL. Informatika. 2012;(2(34)):87-97.
17. Sergeychik V.V., Ivanyuk A.A. Osobennosti obfuskacii VHDL-opisaniy i metody ocenki ee slozhnosti. Informatika. 2014;(1):116-125.
18. Bibilo P.N. Shemnaya realizaciya VHDL-opisaniy sistem ne polnost'yu opredelennyh bulevyh funkciy. Informatika. 2016;(3):49-58.
19. Avdeev, N.A. Effektivnost' logicheskoy optimizacii pri sinteze kombinacionnyh shem iz bibliotechnyh elementov / N.A. Avdeev, P.N. Bibilo // Mikroelektronika. - 2015. - T. 44, № 5. - S. 383-399.
20. Kalms L., Podlubne A., Göhringer D. HiFlipVX: an Open Source High-Level Synthesis FPGA Library for Image Processing. Lecture Notes in Computer Science, vol. 11444, 2019, pp. 149-164.
21. Meeus W., Van Beeck K. et al. An overview of today’s high-level synthesis tools. Design Automation for Embedded Systems, vol. 16, 2012, pp. 31-51.
22. Daoud L., Zydek D., Selvaraj H. A survey of high level synthesis languages, tools, and compilers for reconfigurable high performance computing. Advances in Intelligent Systems and Computing, vol. 240, 2014, pp. 483-492.
23. Nane R., Sima V.-M. et al. A survey and evaluation of FPGA high-level synthesis tools. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 35, issue 10, 2016, pp. 1591-1604.
24. Design and research of the behavioral model for the modular reduction device // Eurasian Physical Technical Journal. 2020; 17: 151-156. https://doi.org/10.31489/2020No1/151-156
25. Methodology for designing microcircuits of various levels of CAD description taking into account quality indicators and energy efficient production / K. V. Zolnikov, T. V. Skvortsova, K. Zatorkina, A. Matusevich // E3S Web of Conferences, St. Petersburg, 19–21 sentyabrya 2023 goda. Vol. 460. – St. Petersburg: EDP Sciences , 2023. – P. 04021. – DOIhttps://doi.org/10.1051/e3sconf/202346004021. – EDN KWGJFN.
26. Mathematical models of MOS transistors with induced and ion-doped conditions in energy engineering / T. Skvortsova, A. Achkasov, O. Minakova, I. Kochetkov // E3S Web of Conferences, St. Petersburg, 19–21 sentyabrya 2023 goda. Vol. 460. – St. Petersburg: EDP Sciences , 2023. – P. 07023. – DOIhttps://doi.org/10.1051/e3sconf/202346007023. – EDN KTPCOE.
27. Structural condition assessment of a single-storey non-residential building / S. Sazonova, S. Nikolenko, V. Zolnikov [et al.] // Proceedings of the V International Scientific Conference on Advanced Technologies in Aerospace, Mechanical and Automation Engineering (MIST: Aerospace-V 2023), Krasnoyarsk, Russian Federation, 03–05 marta 2023 goda. Vol. 3102. – Melville, 2024. – P. 020007. – DOIhttps://doi.org/10.1063/5.0199709. – EDN GRFGBT.
28. Verification methods for complex-functional blocks in CAD for chips deep submicron design standards / V. K. Zolnikov, K. V. Zolnikov, N. V. Iljina, K. P. Grabovyi // E3S Web of Conferences : International Scientific and Practical Conference “Environmental Risks and Safety in Mechanical Engineering” (ERSME-2023), Rostov-on-Don, Russia, 01–03 marta 2023 goda. Vol. 376. – Rostov-on-Don: EDP Sciences, 2023. – P. 01090. – DOIhttps://doi.org/10.1051/e3sconf/202337601090. – EDN XNXOCF.
29. Giustolisi G. A 50-mA 1-nF Low-Voltage Low-Dropout Voltage Regulator for SoC Applications / G. Giustolisi, G. Palumbo, E. Spitale // ETRI Journal. – 2010. – Vol. 32. No. 4. – P. 520-529. – Tekst: neposredstvennyy.
30. Taghavi Afshord, S. An input variable partitioning algorithm for functional decomposition of a system of Boolean functions based on the tabular method / S. Taghavi Afshord, Yu.V. Pottosin, B. Arasteh // Discrete Applied Mathematics. - 2015. - No. 185. - P. 208-219.
31. Meyer, B. Seven principles of software testing / B. Meyer // Computer. - 2008. - Vol. 41, no. 8. - P. 99-101.
32. The development of advanced verification environments using System Verilog / M. Keaveney [et al.] // IET Irish Signals and Systems Conf., 2008. - Galway, 2008. - P. 303-308.
