CREATING A TEST ENVIRONMENT AND HOW TO LOAD TESTS DURING CHIP DESIGN

Chubur K.; Kulay A.; Savchenko Andrey; Zolnikov Konstantin Vladimirovich; Gridnev A. E.

doi:doi:10.12737/2219-0767-2020-13-1-83-87

CREATING A TEST ENVIRONMENT AND HOW TO LOAD TESTS DURING CHIP DESIGN

Submit manuscript

To cite

Citations:

CREATING A TEST ENVIRONMENT AND HOW TO LOAD TESTS DURING CHIP DESIGN

Journal: MODELING OF SYSTEMS AND PROCESSES Volume 13 № 1 , 2020

Rubrics: TEHNICHESKIE NAUKI

UDK 60 Прикладные науки. Общие вопросы

Chubur K. ¹

Kulay A. ²

Savchenko Andrey ³

Zolnikov Konstantin Vladimirovich ⁴

Gridnev A. E.

Author and publication information

Authors:

1. FSBE Institution of Higher Education Voronezh State University of Forestry and Technologies named after G.F. Morozov

Russian Federation

2. AO «Nauchno-issledovatel'skiy institut elektronnoy tehniki»

3. AO «Nauchno-issledovatel'skiy institut mikropriborov» (g. Moskva)

4. Voronezh State University of Forestry and Technologies named after G.F. Morozov

AO "Nauchno-issledovatel'skiy institut elektronnoy tehniki"

Russian Federation

Type:

Article

DOI:

https://doi.org/10.12737/2219-0767-2020-13-1-83-87

Pages:

from 83 to 87

Status:

Published

Received:

26.05.2020

Accepted:

26.05.2020

Published:

26.05.2020

Subject area:

UDK 60 Прикладные науки. Общие вопросы

Language:

Russian

Keywords:

microchips, microelectronics, design, tests, test loading

Abstract and keywords

Abstract (English):
The article discusses two main stages of the test loading process during chip design: performing the test procedure and copying the main program and running it. A detailed description of the tests is provided. When describing the loading process of the main program, special attention is paid to emergency situations that stop the loading process.

Keywords:
microchips, microelectronics, design, tests, test loading

References

1. Zol'nikov, V. K. Verifikaciya proektov i sozdanie testovyh posledovatel'nostey dlya proektirovaniya mikroshem / V. K. Zol'nikov, S. A. Evdokimova, T. V. Skvorcova // Modelirovanie sistem i processov. - 2019. - T. 12, № 1. - S. 10-16.

2. Zol'nikov, V.K. Prakticheskie metodiki vypolneniya verifikacii proektirovaniya mikroshem / V. K. Zol'nikov, S. A. Evdokimova, T. V. Skvorcova // Modelirovanie sistem i processov. - 2019. - T. 12, № 1. - S. 25-30.

3. Podhod k testirovaniyu slozhno-funkcional'nyh mikroshem primenennyy pri ispytaniyah dvuhprocessornoy sistemy na kristalle na baze yader 32-razryadnyh processorov COS / A. I. Yan'kov, A. V. Achkasov, K. V. Zol'nikov, M. V. Konarev, N. A. Orlikovskiy // Elementnaya baza otechestvennoy radioelektroniki : trudy I Rossiysko-Belorusskoy konferencii, posvyaschennoy 110-letiyu so dnya rozhdeniya O.V. Loseva. - Nizhniy Novgorod, 2013. - S. 96-99.

4. Shemotehnicheskiy bazis i proverka mikroshem na rabotosposobnost' / V.K. Zol'nikov, S.A. Evdokimova, A.V. Fomichev, V.N. Chikin, A.V. Achkasov, V.F. Zinchenko // Modelirovanie sistem i processov. - 2018. - T. 11, № 4. - S. 25-30.

5. Sozdanie bazisa dlya mikroshem sbora i obrabotki dannyh / V.A. Sklyar, A.V. Achkasov, K.V. Zol'nikov, I.I. Strukov, K.A. Chubur // Modelirovanie sistem i processov. - 2018. - T. 11, № 2. - S. 66-71.

6. Zol'nikov, V. K. Metody verifikacii slozhno-funkcional'nyh blokov v SAPR dlya mikroshem gluboko submikronnyh proektnyh norm / V. K. Zol'nikov, S. A. Evdokimova, T. V. Skvorcova // Modelirovanie sistem i processov. - 2019. - T. 12, № 1. - S. 16-24.

7. Metody shemotehnicheskogo modelirovaniya KMOP SBIS s uchetom radiacii / K.V. Zol'nikov, V.A. Sklyar, V.I. Anciferova, S.A. Evdokimova // Voprosy atomnoy nauki i tehniki. Seriya: Fizika radiacionnogo vozdeystviya na radioelektronnuyu apparaturu. - 2014. - № 2. - S. 5-9.

Submit manuscript

To cite

Citations:

Confirmation

Регистрация